

Home | Login | Logout | Access Information | Aler

Welcome United States Patent and Trademark Office

□ AbstractPlus

BROWSE

SEARCH

IEEE XPLORE GUIDE

◆ <u>View Search Results</u> | ◆ <u>Previous Article</u> | <u>Next Article</u> ◆

⊠e-п

Access this document

Full Text: PDF (454 KB)

Download this citation

Choose Citation

L___

Download EndNote,ProCite,RefMan



» Learn More

Rights & Permissions



» Learn More

Q-modules: internally clocked delay-insensitive modules

Rosenberger, F.U. Molnar, C.E. Chaney, T.J. Fang, T.-P. Inst. for Biomed. Comput., Washington Univ., St. Louis, MO, USA;

This paper appears in: Computers, IEEE Transactions on

Publication Date: Sept. 1988 Volume: 37 , Issue: 9 On page(s): 1005 - 1018 ISSN: 0018-9340 CODEN: ITCOB4

INSPEC Accession Number:3252212

DOI: 10.1109/12.2252

Posted online: 2002-08-06 15:50:37.0

Abstract

Q-modules are internally clocked modules that can be used to satisfy delay-insensitive sp delay element is required with a one-sided bound that its value be greater than the maxim combination logic. Prototypes of components to implement Q-modules have been designe program, QSYN, to place instances of these components, personalize a PLA, and genera file for a CMOS realization, including the delay circuitry, is being developed. Testability is advantages of Q-modules over clock-free delay-insensitive modules; circuitry is included in the logic and interconnections

Index Terms

Inspec

Controlled Indexing

CMOS integrated circuits asynchronous sequential logic integrated logic circuit design logic testing sequential circuits

Non-controlled Indexing

<u>CMOS realization</u> <u>Q-modules</u> <u>QSYN</u> <u>delay-insensitive</u> <u>internally clocked</u> <u>te</u> <u>testing</u>

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

1 Hazards, critical races, and metastability, Unger, S.H. Computers, IEEE Transactions on On page(s): 754-768, Volume: 44, Issue: 6, Jun 1995 Abstract | Full Text: PDF (1504)

2 Modular asynchronous arbiter insensitive to metastability, Valencia, M.; Bellido, M.J.; I A.J.; Sanchez-Solano, S.

Computers, IEEE Transactions on

On page(s): 1456-1461, Volume: 44, Issue: 12, Dec 1995

Abstract | Full Text: PDF (680)

3 Externally hazard-free implementations of asynchronous control circuits, Sawasaki, M

Couvreur, C.; Lin, B.

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on


On page(s): 835-848, Volume: 16, Issue: 8, Aug 1997

Abstract | Full Text: PDF (332)

4 Logic decomposition of speed-independent circuits, Kondratyev, A.; Cortadella, J.; Kis Lavagno, L.; Yakovlev, A. Proceedings of the IEEE

On page(s): 347-362, Volume: 87, Issue: 2, Feb 1999

Abstract | Full Text: PDF (444)



High speed externally asynchronous/internally clocked systems, VanScheik, W.S.; Tin Computers, IEEE Transactions on

On page(s): 824-829, Volume: 46, Issue: 7, Jul 1997

Abstract | Full Text: PDF (140)

6 Interfacing synchronous and asynchronous modules within a high-speed pipeline, Sjog

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on On page(s): 573-583, Volume: 8, Issue: 5, Oct 2000

Abstract | Full Text: PDF (176)

- 7 Pausible clocking-based heterogeneous systems, Yun, K.Y.; Dooply, A.E. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on On page(s): 482-488, Volume: 7, Issue: 4, Dec 1999 Abstract | Full Text: PDF (316)
- 8 Theory of latency-insensitive design, Carloni, L.P.; McMillan, K.L.; Sangiovanni-Vincer Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on On page(s): 1059-1076, Volume: 20, Issue: 9, Sep 2001 Abstract | Full Text: PDF (496)
- 9 Synchronization circuit performance, Kinniment, D.J.; Bystrov, A.; Yakovlev, A.V. Solid-State Circuits, IEEE Journal of On page(s): 202-209, Volume: 37, Issue: 2, Feb 2002 Abstract | Full Text: PDF (255)
- ◆ View Search Results | ◆ Previous Article | Next Article ▶

Contact Us Privacy © Copyright 2005 IEE

Indexed by # Inspec